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Abstract—Mixed-signal machine-learning classification has re-
cently been demonstrated as an efficient alternative for classifica-
tion with power expensive digital circuits. In this paper, a high-
COnfidence high-REsolution (CORE) mixed-signal classifier is
proposed for classifying high-dimensional input data into multi-
class output space with less power and area than state-of-the-art
classifiers. A high-resolution multiplication is facilitated within a
single-MOSFET by feeding the features and feature weights into,
respectively, the body and gate inputs. High-resolution classifier
that considers the confidence of the individual predictors is
designed at 45 nm technology node and operates at 100 MHz in
subthreshold region. To evaluate the performance of the classifier,
a reduced MNIST dataset is generated by downsampling the
MNIST digit images from 28 × 28 features to 9 × 9 features.
The system is simulated across a wide range of PVT variations,
exhibiting nominal accuracy of 90%, energy consumption of
6.2 pJ per classification (over 45 times lower than state-of-the-art
classifiers), area of 2,179µm2 (over 7.3 times lower than state-of-
the-art classifiers), and a stable response under PVT variations.
Index Terms—machine learning hardware, mixed-signal clas-
sifiers, confidence-level, high resolution, high-dimensional data,
multi-class classification, linear classifiers, logistic regression,
subthreshold.
I. INTRODUCTION
LOW power machine learning (ML) classifiers are playingan important role in enabling edge computation of ML
algorithms. Wide variety of applications benefit from these
compact classifiers, such as, Internet of Things (IoT) devices,
wireless sensor networks (WSNs), smart home technologies,
autonomous transportation, and security systems.
Existing on-chip classifiers can be categorized into two
major domains: digital and mixed-signal [1]. A digital clas-
sifier is typically fed with binary inputs (i.e., features) and
uses binary feature weights, all obtained by sampling and
quantizing corresponding analog signals. The classification
accuracy with digital classifiers increases with the increasing
number of bits assigned for features and weights. These highly
accurate digital classifiers however exhibit significant power
consumption and physical size and are often not suitable for
power limited applications, such as battery powered sensors
and those other IoT devices that are wirelessly powered and
powered from harvested energy. Alternatively, mixed signal
classifiers aim to reduce the area and power consumption of
the conventional digital classifiers by directly using the analog
input data for classification [2]. The inherent need for data
conversion with power hungry analog-to-digital converters
(ADCs) is therefore mitigated with mixed-signal classifiers [2].
Another concern in modern classifiers is the high dimen-
sionality of data. Classifying data in a high-dimensional space
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Fig. 1. Schematic of the proposed linear binary classifier. Features
and feature weights are fed into, respectively, the body and gate input
of the individual MOS transistors. Separate lines are used for positive
and negative weights.
often results in a prohibitively high data movement among
memory and computing circuit components. This, in turn,
significantly increases power consumption in both, mixed-
signal and digital classifiers [3]–[15]. To reduce the data
movement, several approaches for in-memory ML computa-
tion have recently been proposed. Recent state-of-the-art in-
memory classifiers typically exhibit accuracy between 90%
and 96% and energy dissipation in the range of 210 pJ/decision
to 879 pJ/decision [16]–[19] for typical image recognition
datasets. Emerging device technologies are also being con-
sidered for providing power and area efficient alternatives for
the conventional CMOS based classifiers. Accuracy of 90%
and energy of 25 pJ per decision has been recently reported in
[20], [21].
To enable high-resolution feature-weight multiplication, a
theoretical framework that comprises circuits, models, and
algorithms is proposed. To the best of the authors knowledge,
this paper is the first to report a mixed-signal high-resolution
classifier, utilizing MOSFET body terminals. The schematic
of the proposed configuration is shown in Fig. 1. With this
approach, body bias of the MOSFETs is controlled by the
individual ML features, the gate inputs are fed by the absolute
value of a corresponding feature weight, and the sign of the
weights is taken into account by considering separate lines for
the positive and negative feature and feature weight product.
A K-class classification with N features is therefore realized
with N rows and K columns multiplication and accumulation
(MAC) array, where each column serves as an independent
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2binary classifier. These individual binary classifiers are com-
bined using one-versus-all technique [22], requiring 12 (K−1)
times less binary classifiers than the state-of-the-art classifier
in [16] and orders of magnitude less transistors, as compared
with other existing mixed-signal classifiers [17], [19].
Another primary contribution is in decision making domain.
With analog classifiers, binary predictions are typically made
based on the relative magnitude of signals between the positive
and negative sensing lines. With this traditional approach,
the sensing line with the highest voltage drop is assumed to
exhibit the correct classification and the confidence level of the
decision is not considered. Alternatively, a small difference in
these voltage drop values indicates low confidence level of the
individual binary predictions and thus, a higher probability of
an erroneous final decision. To address this ML integrity issue,
a confidence driven classification is proposed in this paper.
With this approach, the difference among the magnitudes of
the sensing line voltage drops is considered for capturing the
confidence of the individual predictions.
Finally, the proposed system is designed in subthreshold re-
gion, exhibiting a power efficient alternative for the traditional
classifiers. The classifier is demonstrated on Modified National
Institute of Standards and Technology (MNIST) dataset [23] of
10-class digit images. Based on SPICE circuit level simulation
results, MNIST data is classified with 90% accuracy using
81 × 10 transistors and exhibits power consumption of only
6.2 pJ per decision.
The rest of the paper is organized as follows. In Section II,
the proposed high-resolution binary classifier and linearization
technique are described. Fabrication considerations are also
discussed in this section. Based on the proposed binary clas-
sifier, a multi-class high-resolution classifier is designed and
demonstrated with MNIST dataset, as described in Section III.
Confidence driven classification is also explained in Section
III. Circuit design and simulation results of the multi-class
high-COnfidence high-REsolution (CORE) classifier using
one-versus-all technique are presented in Section IV. The
paper is summarized in Section V.
II. THE PROPOSED LINEAR BINARY CLASSIFIER
In this section, the proposed linear binary classifier is
described. The software level design framework is provided in
Section II-A. The circuit, and fabrication level considerations
are presented in, respectively, Sections II-B and II-C.
A. Design Framework
Reliability, power consumption, and physical size of on-
chip classifiers are all primary concerns in modern ML ICs.
The proposed framework is designed to meet accuracy speci-
fications of modern classification problems in a cost effective
manner. Linear algorithms are exploited in this paper for
training a supervised binary classifier, optimizing the system
for linearly separable input data.
Fig. 2. Handwritten digits from MNIST dataset, (a) original image
(default resolution with 28×28 features), (b) selected features shown
with light squares, and (c) downsampled image with 9× 9 features.
With a multivariate linear classifier, the system response
Z is a linear combination of N input features x =
(x1, x2, ..., xN ) and model weights w = (w1, w2, ..., wN ),
Z =
N∑
i=1
wi · xi, Z ∈ R. (1)
The model weights are determined during supervised training
by minimizing the prediction error between the system re-
sponse, Z, and a corresponding true value in the labeled train-
ing dataset. Logistic regression (LR) – a common supervised
linear ML model – is used for training the proposed classifier
based on gradient descent algorithm [24]. LR is preferred
due to its simple implementation and superior performance
on MNIST dataset as compared with other classifiers. In
inference, a probability threshold of 0.5 is used for predicting
system response to input data, exhibiting a simple on-chip
implementation,
yˆ = sign(Z) = sign(
∑N
i=1 wi · xi) =
{
1, Z ≥ 0
−1, Z < 0. (2)
The described logistic regressor with the probability threshold
of 0.5 is referred to as logistic classifier. The accuracy of
the proposed logistic classifier is evaluated as a percentage
of all the correct predictions out of the total number of test
predictions. The proposed ML flow and the preprocessing
steps are explained below.
1) Dataset: MNIST database is a large image dataset, com-
monly used for evaluating the effectiveness of ML hardware.
MNIST contains images of 70,000 handwritten digits, ranging
between 0 to 9. Each digit comprises 784 (28 × 28) image
pixels. The training and test datasets comprise, respectively,
60,000 and 10,000 digits. Out of the 60,000 training obser-
vations, 45,000 and 15,000 digits are used for, respectively,
training and validating the proposed system.
2) Feature selection and downsampling: Each image pixel
of the individual digits in the training set is considered as an
ML feature and used for training the classifier. To reduce the
power and area overheads, those redundant features that are
not essential for digit classification are eliminated. To deter-
mine the preferred number of observed features, the dataset
is downsampled to N ≤ 784 features (N = 62, 72, . . . .282)
and classification accuracy is obtained for the downsampled
data in Python. To efficiently classify MNIST digits with the
proposed classifier, N = 81 (9×9) is preferred, corresponding
to 90% accuracy. The original and downsampled (N = 81)
digit images are shown in Fig. 2.
3B. Circuit Level Considerations
The primary goal in a linear binary classification is to
accurately and efficiently perform the dot product operation
of the features and feature weights, as described in (2). To
simplify the circuit level design, the result shown in (2)
is formulated as the signed addition of positive, Z+, and
negative, Z−, feature-weight products,
yˆ = sign(
Z+︷ ︸︸ ︷∑
wi>0
xi · wi +
Z−︷ ︸︸ ︷∑
wj<0
xj · wj) =
{
1, Z+ ≥ Z−
−1, Z+ < Z−. (3)
The individual positive and negative feature-weight prod-
ucts are accumulated within the positive, V +sen and negative
V −sen sensing lines, yielding the basic ML multiplication and
accumulation (MAC) operation, as shown in Fig. 1. For each
feature-weight multiplication, a single-MOSFET is connected
to either the positive or negative sensing line, as determined by
the sign of the corresponding feature weight. For example, for
w1 < 0, the corresponding multiplier MOSFET is connected
to the negative sensing line.
To capture the voltage drops across the sensing lines,
sensing capacitors (i.e., Csen) are connected to the individual
sensing lines. The size of a sensing capacitor is determined
proportionally to sensing line current, increasing with the
number of transistors (i.e., features) connected to the line. To
classify tasks with higher number of features, larger sensing
capacitors are therefore required, limiting the scalability of the
system. To provide a power efficient and scalable solution, the
transistors are biased in near/subthreshold operation region,
significantly limiting the current through the sensing lines.
In the case of MNIST classification with 9 × 9 features,
capacitance of only 50 fF is utilized per sensing line.
A primary concern with near/subthreshold operation is the
exponential dependence of the drain current on the body and
gate biases [25],
Isub =
W
L
It exp(
Vgs − Vth
nVT
)[1− exp(−VDS
VT
)], (4)
where It is the sub-threshold current at Vgs = Vth, n is the
sub-threshold slope, and VT is the thermal voltage. Note that
body voltage dependence is embedded in the threshold voltage,
Vth ∝
√
Vbs. Considering that VDS >> VT , the expression in
(4) can be simplified as,
Isub =
W
L
It exp(
Vgs − Vth
nVT
), VDS >> VT . (5)
To mitigate the non-linear dependence of the drain current
on the weight-feature dot product (see (1)), a novel training
flow is proposed (see Fig. 3). To account for the non-linear
dependence of the drain current on the bias voltage, the model
is trained with square root values of the default features
(xi → √xi)). Thus, the extracted feature weights, w, are
optimized for classifying the MNIST dataset transformed
into half-order polynomial space. Alternatively, to account
for the non-linear dependence of the drain current on the
gate voltage, the feature weights are logarithmically adjusted
(wi → ln(wi)), exhibiting Vgs ∝ ln(w). Using the first-order
approximation of exp(
√
Vbs) ≈ 1 +
√
Vbs, the current in this
Fig. 3. Linearization flow. To account for the non-linear dependence
of the drain current on the body bias, Isub ∝
√
Vbs, the model is
trained to make predictions based on the square root values of the
original features. The optimized weights are logarithmically adjusted,
mitigating the exponential dependence of the subthreshold current on
the gate bias.
case is expressed as,
Isub ∝ exp(ln(Vgs))·exp(
√
Vbs) ∝ Vgs ·
√
Vbs ∝ w·
√
x. (6)
In inference, the current model is exploited for making predic-
tion based on the square root values of the original features,
as trained offline, yielding 90% accuracy across the MNIST
test set, as detailed in the following sections.
4C. Fabrication Costs
In the proposed linear binary classifier, the body and gate
terminals are fed by, respectively, the input features and
corresponding feature weights. Each multiplication is, there-
fore, executed by a single-MOSFET, significantly reducing
the power and area costs (despite the overhead of the triple-
well technology) and complexity (as determined by number
of transistors) of the classifier in comparison to the existing
state-of-the-art mixed-signal classifiers [2], [16].
Conventional twin-well fabrication process is illustrated in
Fig. 4(a). This process is designed to provide a single voltage
connection to all the n-type and p-type body terminals. Alter-
natively, to connect body terminals of the individual multiplier
transistors to different voltage levels, a specialized fabrication
process is required. One way to individually bias numerous
body terminals, is by fabricating with triple-well process (see
Fig. 4(b)), which is commonly used in high-performance,
low-power ICs [26], [27] and for reducing substrate noise in
mixed-signal circuits [28]. In a p-substrate triple-well process,
an additional deep n-well is used to isolate the p-well of
each MOSFET from the p-substrate, allowing an independent
body terminal connection for each MOSFET. The triple-well
structure has been demonstrated to provide better noise char-
acteristics as compared with the traditional twin-well structure,
without increasing the gate leakage [29]. Alternatively, the
triple-well structure, exhibits additional fabrication costs and
area overheads that needs to be considered. Layout of a four-
transistor block in twin-well and triple-well process is shown
in, respectively, Fig. 4(c) and Fig. 4(d). With the triple-well
configuration, the area is increased 3 times as compared with
the twin-well process in 45 nm CMOS technology.
III. CORE BASED MULTI-CLASS CLASSIFIER
A multi-class classifier is designed based on multiple lin-
ear binary classifiers, as presented in Section II. Confidence
driven approach that addresses the integrity of multi-class
classification is described in Section III.A. The transistor level
implementation of the proposed CORE classifier is presented
in Section III.B.
A. Confidence Driven Classification: OVO versus OVA
Two typical approaches for designing a multi-class classifier
based on multiple binary classifiers are one-versus-one (OVO)
and one-versus-all (OVA) [30]. With OVO approach, all pair-
wise combinations of the output classes are evaluated with
the individual binary classifiers. Thus, a K-class classification
with OVO approach requires 12K(K − 1) binary classifiers,
increasing the system complexity and power and area costs
quadratically with the number of classes. For example, for
classifying 10 digits with OVO approach, 45 i-verus-j, (i, j ∈
{0, 1, 2, .., 9}) binary classifiers are required. Alternatively, in
case of a 1,000 class classification, about half a million of
binary classifiers are required. The final decision with OVO
technique is extracted using majority voting approach [31]:
each binary classifier votes independently for a certain class
and the final decision is made based on the class with highest
number of votes.
Fig. 4. Two commonly used fabrication processes, (a) twin-well
process, and (b) triple-well process with p-substrate. Layout of four
transistors with W = 200 nm and L = 50 nm in the (c) twin-well, and
(d) triple-well configurations.
Alternatively, with OVA approach, each binary classifier
discriminates between a single class and the rest of the classes.
The required number of binary classifiers with OVA increases
linearly with the number of classes, facilitating a more power
and area efficient classification of high-dimensional data. In
addition, a probability score of correct discrimination is in-
herently provided with OVA and can be extracted for the
individual binary classifiers. Thus, a K-class OVA classifier
can be designed with as few as K binary classifiers, seam-
lessly accounting for the confidence level of the individual
predictions. The confidence driven decision, d, with the OVA
classifier is determined as,
d = i|pi = max(pi), i = 0, 1, ...,K − 1, (7)
where pi is the confidence level of the ith binary classifier.
From circuit level perspective, the confidence level with
OVA approach can be determined as the difference of the
voltage drops across the positive and negative sensing lines,
e.g., pi ∝ ∆V +sen(i)−∆V −sen(i) , ∆Vsen(i).
d = i|(∆Vsen(i)) = K−1max
j=0
{ (∆Vsen(j)} . (8)
To extract the class with highest confidence level, a light-
weight comparator is designed, as described in the next
subsection, yielding a power and area efficient alternative for
the traditional voter circuits.
B. Circuit Level Design and Simulation Results
The proposed multi-class classifier is designed in SPICE and
demonstrated based on the reduced MNIST dataset. The OVA
5Fig. 5. Voltage waveforms of the sensing lines during the precharge
(i.e., (0 − 2.5 ns), (10 − 12.5 ns), (20 − 22.5 ns), (30 − 32.5 ns),
(40 − 42.5 ns), and (50 − 52.5 ns) ) and classification stages (i.e.,
(2.5 ns−10 ns), (12.5 ns−20 ns), (22.5 ns−30 ns), (32.5 ns−40 ns),
(42.5 ns − 50 ns), and (52.5 ns − 60 ns) for six consecutive input
features (i.e., 7, 2, 1, 0, 4, and 1).
circuits and architecture of the MOSFET array are described
in this section.
1) MAC Array: To classify the downsampled 9×9 MNIST
digits, ten binary classifiers (see Section II) are co-designed
in SPICE, yielding a 81 × 10 MOSFET array. Each of the
transistors within the MAC array is exploited for generating a
single feature-weight product. During inference, the V +sen and
V −sen lines are precharged to VDD prior to each prediction.
Fig. 6. Schematic of the proposed confidence level extractor. The
confidence level of the ith and jth binary classifiers is extracted and
the prediction of the most confident classifier is used as the final
decision.
All the input features and feature weights are connected
simultaneously to, respectively, the body and gate terminals
of the individual multiplier transistors, facilitating a parallel
classification process within all the ten binary classifiers. As a
result, 20 different voltage drop values (i.e., V +sen(i), V
−
sen(i),
i = 0, 1, . . . , 9) are generated on the individual sensing lines,
as shown in Fig. 5. The voltage waveforms of the positive and
negative sensing lines are illustrated by, respectively, the blue
dotted and solid red lines. These voltage drops are exploited
by the confidence level extractor, generating the final classifier
decision. The confidence level of each binary classifier (as
determined based on (8)) is shown in Fig. 5, as noted on top
of each plot. For example, for digit 7, the 7th (7-vs-all) binary
classifier has as expected the highest confidence level. The
final decision is generated by the confidence level extractor.
2) Confidence Level Extractor: The schematic of a single
confidence driven selector for a multi-class classification is
presented in Fig. 6(a). For a K-class classification, 12K(K−1)
confidence driven selectors are required, yielding a total of
6Fig. 7. Schematic of the resistive voltage divider. No sensitivity to process variations is observed with 1K-run Monte-Carlo simulation.
Fig. 8. Schematic of the proposed classifier, comprising voltage
divider, MOSFET array, and confidence level extractors.
45 selectors for the MNIST dataset (K = 10). The circuit
is designed to compare the confidence levels of the binary
classifiers (ith and jth classifier) and determine the classifier
with higher confidence level,
∆V +sen(i)−∆V −sen(i) <> ∆V +sen(j)−∆V −sen(j). (9)
To simplify the circuit level implementation the subtraction in
(9) is replaced with summation,
∆V +sen(i) + ∆V
−
sen(j) <> ∆V
+
sen(j) + ∆V
−
sen(i). (10)
Each summation in (10) is captured with two parallel NMOS
transistors, as shown in Fig. 6(a). To capture the result of
∆V +sen(i) + ∆V
−
sen(j), the gate terminals of the transistors
M1 and M2 are connected to, respectively, the positive sensing
line of the ith classifier, V +sen(i), and negative sensing line of
the jth classifier, V −sen(j). As a result, the drain current at M1
and M2 is proportional to ∆V +sen(i)+∆V
−
sen(j). Similarly, the
gate terminals of the transistors M3 and M4 are connected to,
respectively, V +sen(j) and V
−
sen(i), generating a drain current
proportional to ∆V +sen(j) + ∆V
−
sen(i).
To determine which side exhibits higher confidence level
(i.e., sinks lower current), two back to back inverters are
utilized. Voltage waveforms of the sensing lines, EN signal
which enables the back-to-back inverters, Reset signal which
resets the voltages stored on both sides of the back-to-back
inverters and output signals are illustrated in Fig. 6(b) for six
consecutive classification periods. During the second, third,
and fifth classifications, the left side of the inverters sink higher
current than the right side. The left and right sides of the
confidence selector, are, therefore, forced to, respectively, the
low (i.e., D(i) = 0) and high (i.e., D(j) = 1) output voltage.
Alternatively, during the first, fourth, and sixth classifications,
the right side sinks higher current than the left side. Thus, left
and right sides are forced to, respectively, the high (i.e., D(i)
= 1) and low (D(j) = 0) output voltage.
The correct functionality of the confidence level extractor
depends on its symmetric structure and is highly sensitive
to process variations. To mitigate process variations, larger
pull-down (W = 5Wmin), pull-up (W = 15Wmin), and
confidence extractor (W = 5Wmin) transistors are utilized
for the confidence level extractor. With upsized transistors,
the average accuracy degradation of the classifier is limited
to 2% under process variations, as described in the next
section. Note that conventional methods such as extracting
final classification results with K analog-to-digital (ADCs) can
also be leveraged, trading-off power efficiency for scalability
(i.e., 12 (K − 1) times less confidence extractors).
3) Resistive Voltage Divider: The trained, quantized feature
weights are generated using a resistive voltage divider (see
Fig. 7). In this configuration, the preferred voltage range
(Vlow, Vhigh) is divided into 2n equal steps, where n is the
preferred quantization resolution. The gate bias range (i.e.,
(300 mV, 610 mV) is quantized with 5-bit resolution into 31
equal steps of 10 mV, as illustrated in Fig. 7. Poly resistors
with sheet resistance of 7.8 Ω/ are utilized. The resilience of
the voltage divider to process variations is evaluated with 1K-
run Monte-Carlo simulation. Based on the simulation results,
the circuit is highly resilient to process variations, exhibiting
the average deviation of 0.2 mV from the nominal wight
values. The results of the 1K-run Monte-Carlo simulation are
also shown in Fig. 7.
With this topology, no memory and data conversion units are
required for storing and quantizing the weights. Alternatively,
the weights provided with the voltage divider are not reconfig-
urable. Using a 32-to-1 multiplexer and a memory unit (e.g.,
SRAM), the circuit can be updated to provide reconfigurable
feature weights [32]. The overall area of the classifier with
reconfigurable weights is expected to increase by a factor of
4.2.
IV. RESULTS
A. System Characteristics
A schematic of the integrated system is illustrated in Fig.
8, comprising voltage divider, MOSFET array, and confidence
7(a) (b)
Fig. 9. Confusion matrix of the MNIST classification obtained in (a)
Python (90% accuracy), and (b) SPICE (90% accuracy), exhibiting
no accuracy degradation in SPICE as compared with Python results.
level extractors. The proposed CORE classifier is designed at
45 nm technology node with the nominal power supply voltage
of 0.9 V and threshold voltage of 0.61 V. The body terminals
of the MAC array are biased at voltage levels between 0.2 V
and 0.8 V. The area occupied by the classifier is 2,179µm2,
as estimated based on transistor count in SPICE. The MAC
array comprises a total of 81 × 10 = 810 MOSFETs. The
reduced, 81-feature MNIST dataset is classified with accuracy
of 90% within a single 10 ns clock cycle of the system
operation, exhibiting no accuracy degradation as compared
with the validation accuracy in Python. The confusion matrices
obtain based on Python and SPICE simulations are shown in,
respectively, Fig. 9(a) and Fig. 9(b), exhibiting equal accuracy
of 90%. The ML classifier generates predictions at 100 MHz
frequency, exhibiting an average energy consumption of 6.2 pJ
per classification of a single digit. To maintain high prediction
accuracy, 5 bits and 6 bits are assigned for quantizing, respec-
tively, the feature weights and input features. By increasing
the dimensionality of the proposed classifier, lower power
and area overheads can be traded off for higher prediction
accuracy, approaching the theoretical limit of 92% for MNIST
classification with linear ML algorithms and OVA decisioning
scheme. The existing tradeoffs between dimensionality of the
data and the accuracy, power, and area overheads are shown
in Fig. 10. The knee point of N = 81 is selected in this paper
to provide satisfactory accuracy results in an power and area
efficient manner.
B. Simulation Results
Performance characteristics are listed in Table I for the
proposed system along with the existing state-of-the-art mixed-
signal classifiers [2], [16], [17]. Note the different dataset,
MIT-CBCL, used in [17]. Classification accuracy is a strong
function of data. The accuracy comparison among [17] and
other classifiers in Table I is therefore less valuable, albeit
the excellent accuracy demonstrated in [17]. Alternatively,
benefiting from the high-resolution multiplications and con-
fidence driven predictions, CORE classifier exhibits signifi-
cantly less transistor count, and thus lower power consumption
and smaller IC area, as compared with the other state-of-the-
art classifiers. For fair comparison, current time per decision
Fig. 10. Existing tradeoffs between the selected number of features,
accuracy and (a) area, and (b) power overheads.
TABLE I: System characteristics of the proposed and other existing
mixed-signal ML classifiers.
[2] [16] [17] Current work
Dataset MNIST MNIST MIT-CBCL MNIST
Technology 130 nm 130 nm 65 nm 45 nm
Algorithm Ada-boost Ada-boost SVM LR
Accuracy 90% 90% 96% 90%
Feature weight resolution 4b 1b 8b 5b
Feature resolution 5b 5b 8b 6b
Number of features 48 81 256 81
Supply voltage (V) 1.2 1.2 0.675 0.9
Speed (MHz) 1.3 50 32 100
C
os
ts
Energy (pJ) 543 633.4 210 6.2
Current time per decision (pA·sec) 452.5 527.8 311.1 6.9
Area (µm2) 246,792 133,736 401,300 2,179
Normalized area (µm2/nm2) 14.6 7.91 94.9 1.07
and the system area normalized by squared form factor are
also shown in Table I. The current time per decision with the
proposed classifier is approximately 45 times lower as com-
pared with other approaches. Similarly, area savings (albeit
the triple-well technology) range between ×7.3 and ×89 as
compared to other classifiers, as shown in Table I. Note that
the operational frequency is scalable and can be adjusted based
on the application needs and constrains.
To evaluate the effect of voltage and temperature variations
on the CORE classifier, the supply voltage is varied between
0.6 volts and 1.2 volt and the temperature is varied between
−30 ◦C and 125 ◦C. The effect of process variations on the
classifier performance is evaluated based on a 1K-run Monte-
Carlo simulation on a randomly selected 100-observation (10
images per digit) balanced test set with nominal accuracy
of 90%. Note that a 1K-run Monte-Carlo simulation on the
whole test set takes 1, 000× 2.5 hours on Intel Core i7-7700
CPU. The results of the simulations are shown in Fig. 11. The
8Fig. 11. Classifier performance under PVT variations, (a) under
temperature variations at typical process corner, TT, and VDD =
0.9 V, (b) under voltage variations at room temperature, T = 27 ◦C,
and at TT, and (c) process and mismatch variations with T = 27 ◦C
and VDD = 0.9 V.
classifier exhibits no sensitivity within wide range of voltage
variations from 0.8 V to 1.2 V. Less than 2% accuracy degrada-
tion is observed at low temperatures −30 ◦C ≤ T ≤ 0 ◦C. No
sensitivity to temperature variations for 0 ◦C ≤ T ≤ 125 ◦C is
observed. An average of 2% accuracy degradation is exhibited
due to process variations, as extracted from the 1K-run Monte-
Carlo simulation.
Confidence histograms of the correct and incorrect clas-
sifications are shown in, respectively, Fig. 12(a) and Fig.
12(b). With the proposed confidence driven approach, incorrect
classifications often exhibit lower confidence as compared
with typically confident, correct predictions. The odds of an
incorrect classification to be corrected under process variations
are therefore high, favorably affecting the resilience of the
system to variations. Based on the simulation results, the
accuracy is improved for nearly one-third of the Monte-Carlo
runs.
V. CONCLUSION
Several state-of-the-art mixed-signal classifiers have re-
cently been demonstrated for power efficient classification.
Accurate classification of multi-dimensional data under the
tight power and area constraints is the primary objective in
Fig. 12. Confidence level distribution for (a) correct, and (b) incorrect
classifications.
modern on-chip classifiers. A novel circuit topology is pro-
posed in this paper for high-COnfidence and high-REsolution
(CORE) classification. With this topology, body terminals of
the MOSFETs are exploited to encode input features, enabling
the high-resolution classification.
To enhance the ML integrity in multi-class classifiers, OVA
technique is exploited for efficiently extracting a final decision
based on the confidence level of the individual predictors. For a
K-class classification, (K−1)/2 times fewer binary classifiers
are required with the OVA approach as compared with the
traditional OVO method [16]. To further reduce area and
power consumption of the OVA-based CORE classifier, a light-
weight confidence extractor is designed, generating the final
decision based on the confidence level of the individual binary
classifiers. To the best of the authors knowledge, the proposed
CORE classifier is the first integrated system to successfully
classify MNIST dataset in subthreshold region using a single-
MOSFET MAC. Biasing transistors in subthreshold region
significantly decreases the leakage and dynamic currents as
well as overall load on the sensing lines.
The proposed CORE classifier is designed in SPICE and
simulated in 45 nm standard CMOS process. The performance
and functionality of the proposed approach is validated with
simulation results, exhibiting 90% classification accuracy with
6.2 pJ energy consumption per prediction across the MNIST
dataset. Each prediction is finalized within a single clock cycle
of 10 ns. The unique topology of CORE classifier supports the
ML integrity under a wide range of PVT variations, as well
as system scalability across technology nodes.
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